Fault tolerance estimation in digital circuits with visualised generative networks
A new numerical method for estimating fault tolerance in digital circuits has been proposed. This method utilizes a generative network sampling technique to analyze failure modes in circuit structures. The study aims to enhance the robustness of electronic designs by evaluating the impact of various error modes on logical elements.
- ▪The proposed method compares expected output currents to realistic signals from numerical experiments.
- ▪It focuses on analyzing the deviation from ideal digital electronic signals caused by different failure modes.
- ▪The research involves a representation of the Generative Adversarial Network in terms of complex variables.
Opening excerpt (first ~120 words) tap to expand
Computer Science > Hardware Architecture arXiv:2605.15212 (cs) [Submitted on 9 May 2026] Title:Fault tolerance estimation in digital circuits with visualised generative networks Authors:Sascha Biel, Carl Alexander Gaede, Amiel Glaser, Jan Wolter, Alexej Schelle View a PDF of the paper titled Fault tolerance estimation in digital circuits with visualised generative networks, by Sascha Biel and 4 other authors View PDF HTML (experimental) Abstract:We propose a new numerical method to estimate the fault tolerance of failure modes in digital circuit structures with a generative network sampling technique.
…
Excerpt limited to ~120 words for fair-use compliance. The full article is at arXiv cs.AI.
Discussion
0 commentsMore from arXiv cs.AI
